REMARKS

In the Official Action mailed on **09 November 2009**, the Examiner reviewed claims 1-20. Examiner rejected claims 1-20 under 35 U.S.C. § 102(b) as being anticipated by Orsic (U.S. Patent No. 4,817,082, hereinafter "Orsic").

Rejections under 35 U.S.C. § 102

Examiner rejected independent claims 1, 11 and 20 under 35 U.S.C. § 102(b) based on Orsic. Applicant respectfully disagrees with the rejection because Orsic nowhere discloses that a transmitter in the plurality of transmitters is coupled with an output of an AND gate, a first input of the AND gate is asserted when the transmitter is allowed to transmit based on the presence of the token, a second input of the AND gate is asserted when the receiver is ready to receive from the transmitter, and the transmitter is allowed to transmit when the output of the AND gate is asserted.

In the system of Orsic, no such AND gate is disclosed to be associated with a transmitter. Orsic discloses an AND gate 113 which receives user input from T-line 103-1 and outputs the user input (data) through AND gate 113 to output line 104-1:

"Crosspoint element 107-11 establishes a connection from the T-line of bus 103-1 to the O-line of output bus 104-1." ¹

Hence, AND gate 113 in Orsic is different from the AND gate disclosed in the instant application, because AND gate 113 does not receive a token-based clearance-to-send logical signal nor output a clearance-to-sent logical signal.

Orsic further discloses an AND gate 115 which receives E-bit from flip-flop 108 and routes the E-bit to control ring 105-1:

¹ see Orsic, col. 3, 1l. 64-66, and FIG. 2

"To pass the E-bit on, logic circuit 111 generates a pulse on a line 114, which acts first to pass the E-bit from flip-flip 108 via an AND gate 115 and OR gate 116 to crosspoint element 107-21, and then to clear flip-flop 108." ²

Hence, AND gate 115 in Orsic is different from the AND gate disclosed in the instant application, because AND gate 115 is a component in the control ring 105-1 used to circulate the E-bit to the next transmitter.³ In other words, the output of AND gate 115 is the E-bit itself, but not a clearance-to-sent logical signal for allowing the transmission of the transmitter.

In contrast, in the embodiments described in the instant application, a flow control mechanism is used to determine when and which transmitter has clearance to send to the corresponding receiver. More specifically, the flow control mechanism defines a "clearance-to-send" signal for a transmitter in a set of transmitters. This clearance-to-send signal is the logical AND of a token-based clearance-to-send signal which indicates the transmitter is in possession of the token, and a flow-control signal which indicates the corresponding receiver is ready to receive from the transmitter. In the described embodiments, the clearance-to-send signal is generated by an AND gate having the inputs of the token-based clearance-to-send signal and the flow-control signal. When the clearance-to-send signal is set, the corresponding transmitter is allowed to transmit.⁴

Accordingly, Applicant has amended independent claims 1, 11, and 20 to clarify that in embodiments of the present invention, a transmitter in the plurality of transmitters is coupled with an output of an AND gate, a first input of the AND gate is asserted when the transmitter is allowed to transmit based on the presence of the token, a second input of the AND gate is asserted when the receiver is

² see Orsic, col. 5, 1l. 53-57, and FIGs. 1 and 2

³ see Orsic, col. 5, 11. 39-41

ready to receive from the transmitter, and the transmitter is allowed to transmit when the output of the AND gate is asserted. These amendments find support paragraphs [0063]-[0064] of the instant application. No new matter has been added.

Hence, Applicant respectfully submits that independent claims 1, 11, and 20 as presently amended are in condition for allowance. Applicant also submits that claims 2-10, which depend upon claim 1, and claims 12-19, which depend upon claim 11, are for the same reasons in condition for allowance and for reasons of the unique combinations recited in such claims.

CONCLUSION

It is submitted that the application is presently in form for allowance. Such action is respectfully requested.

Respectfully submitted,

By /Anthony Jones/
Anthony Jones
Registration No. 59,521

Date: 05 February 2010

Anthony Jones Park, Vaughan & Fleming LLP 2820 Fifth Street Davis, CA 95618-7759 Tel: (530) 759-1666

Fax: (530) 759-1665

Email: tony@parklegal.com